IN THE CLAIMS:

- 1. (Withdrawn) A method of making an integrated circuit having a device layer of semiconductor above an array insulating layer and containing an array of DRAM cells including a trench capacitor connected by a buried strap to a pass transistor formed in said device layer, comprising the steps of:
- forming said set of trench capacitors by etching trenches through said
- device layer and array insulating layer and depositing center electrodes
- 3 insulated by a capacitor insulator;
- 4 recessing said center electrodes below a bottom surface of said device
- 5 layer;
- 6 etching laterally into said array insulating layer outside said trenches,
- thereby exposing a contact area on said bottom surface of said device
- 8 layer;

- 9 depositing strap conductive material in said trenches to a level above said
- bottom surface of said device layer, whereby said strap conductive material
- makes electrical contact with said bottom surface to form said buried
- 12 straps;
- depositing top insulating material having a top insulator thickness in said
- trenches above said strap conductive material; and
- forming a set of cell pass transistors in said device layer having cell
- electrodes, transistor gates and internal electrodes in contact with said
- buried straps.
 - 1 2. (Withdrawn) A method according to claim 1, further comprising a
 - 2 step of:
 - forming a first subset of interconnect lines contacting transistor gates in a
 - 4 first subset of cells and extending over trenches in a second subset of cells,
 - said first subset of interconnect lines being separated vertically from said
 - 6 center electrodes in said second subset of cells by said top insulator
 - 7 thickness; and

- forming a second subset of interconnect lines contacting transistor gates in
- 9 said second subset of cells and extending over trenches in said first subset
- of cells, said second subset of interconnect lines being separated vertically
- from said center electrodes in said first subset of cells by said top insulator
- 12 thickness.
 - 1 3. (Withdrawn) A method according to claim 1, further comprising a
 - 2 step of removing said strap conductive material in said trenches to a level
 - 3 below said bottom surface of said device layer, whereby said strap
 - 4 conductive material makes contact with said device layer only on said
 - 5 bottom surface.
 - 1 4. (Withdrawn) A method according to claim 1, further comprising a
 - 2 step of planarizing said top insulator layer and forming a set of isolating
 - 3 trenches by removing said device layer and said array insulating layer
 - 4 outside said trenches and said cell pass transistors, to a depth of at least
 - said bottom of said device layer, whereby only that portion of said buried
 - 6 strap inside said trenches and underneath said transistors remains.
 - 1 5. (Withdrawn) A method according to claim 2, further comprising a
 - 2 step of planarizing said top insulator layer and forming a set of isolating
 - 3 trenches by removing said device layer and said array insulating layer

- 4 outside said trenches and said cell pass transistors, to a depth of at least
- said bottom of said device layer, whereby only that portion of said buried
- 6 strap inside said trenches and underneath said transistors remains.
- 1 6. (Withdrawn) A method according to claim 1, in which said step of
- etching laterally is performed by a substantially isotropic etch using
- 3 fluorine chemistry.
- 7. (Withdrawn) A method according to claim 1, in which said array
- device layer has a thickness less than 100nm.
- 1 8. (Withdrawn) A method according to claim 1, in which said top
- 2 insulator has a thickness greater than 100nm.
- 9. (Withdrawn) A method of making an integrated circuit having a
- device layer of semiconductor above an array insulating layer and
- 3 containing an array of DRAM cells including a trench capacitor connected
- by a buried strap to a pass transistor formed in said device layer,
- 5 comprising the steps of:

- 6 forming said set of trench capacitors by etching trenches through said
- 7 device layer and array insulating layer and depositing center electrodes
- 8 insulated by a capacitor insulator;
- 9 recessing said center electrodes below a bottom surface of said device
- 10 layer;
- etching laterally into said array insulating layer outside said trenches,
- thereby exposing a contact area on said bottom surface of said device
- 13 layer;
- depositing a conformal liner of conductive material in said trenches to a
- level above said bottom surface of said device layer, whereby said liner of
- conductive material makes electrical contact with said bottom surface;
- depositing strap conductive material in said trenches to a level above said
- bottom surface of said device layer, whereby said strap conductive material
- makes an electrical path through said conformal liner of conductive
- 20 material to form said buried straps;
- depositing top insulating material having a top insulator thickness in said
- trenches above said strap conductive material; and

- forming a set of cell pass transistors in said device layer having cell
- electrodes, transistor gates and internal electrodes in contact with said
- buried straps.
 - 1 10. (Withdrawn) A method according to claim 9, further comprising a
- 2 step of removing said strap conductive material in said trenches to a level
- 3 below said bottom surface of said device layer, whereby said strap
- 4 conductive material makes contact with said device layer only on said
- 5 bottom surface.
- 1 11. (Withdrawn) A method according to claim 9, further comprising a
- step of planarizing said top insulator layer and forming a set of isolating
- 3 trenches by removing said device layer and said array insulating layer
- 4 outside said trenches and said cell pass transistors, to a depth of at least
- said bottom of said device layer, whereby only that portion of said buried
- 6 strap inside said trenches and underneath said transistors remains.
- 1 12. Withdrawn) A method according to claim 9, in which said step of
- etching laterally is performed by a substantially isotropic etch using
- 3 fluorine chemistry.

- 1 13. (Currently Amended) An integrated circuit having a device layer of
- 2 semiconductor with a device layer thickness of less than 100nm above an
- array insulating layer and containing an array of DRAM cells including a
- 4 trench capacitor connected by a buried strap to a <u>horizontal</u> pass transistor
- 5 formed in said device layer, said pass transistor having an internal contact
- 6 adjacent said trench, in which:
- said set of trench capacitors have center electrodes insulated by a capacitor
- 8 insulator, said center electrodes having a top surface below a bottom
- 9 surface of said device layer;
- said buried strap is formed from strap conductive material extending
- vertically in said trenches to a level below said bottom surface of said
- device layer and laterally outside said trenches and underneath said
- internal contact of said pass transistor, whereby said strap conductive
- material makes electrical contact with said bottom surface to form said
- buried straps; and
- top insulating material having a top insulator thickness extending up to a
- 17 <u>surface of said device layer</u> in said trenches extending above said strap
- conductive material and abutting a vertical surface of said internal contact of said pass transistor.

- 1 14. (Original) An integrated circuit according to claim 13, further
- 2 having a conformal layer of conductive material extending along a top
- 3 surface of said center electrode and said bottom surface of said device
- 4 layer.
 - 15. (Withdrawn) A method according to claim 9, further comprising a step of:

forming a first set of wordlines contacting transistor gates in said first subset of cells and extending as passing wordlines over trenches in said second subset of cells, said first set of wordlines passing over and being separated vertically from said buried straps in said second subset of cells by said top insulator thickness; and

forming a second set of wordlines contacting transistor gates in said second subset of cells and extending as passing wordlines over trenches in said first subset of cells, said second set of wordlines being separated vertically from said buried straps in said first subset of cells by said top insulator thickness.

- 1 16. (New) An integrated circuit having a device layer of semiconductor
- with a device layer thickness of less than 100nm above an array insulating
- 3 layer and containing an array of DRAM cells disposed in a first subset of
- 4 DRAM cells and a second subset of DRAM cells, including a trench
- 5 capacitor formed at an edge of said DRAM cells and connected by a buried
- 6 strap to a horizontal pass transistor formed in said device layer and
- 7 displaced laterally from said trench capacitor, comprising:
- 8 said set of trench capacitors extending through said device layer and array
- 9 insulating layer and having center electrodes insulated by a capacitor
- 10 insulator;
- said center electrodes being recessed below a bottom surface of said device
- 12 layer;
- a contact area on said bottom surface of said device layer outside said
- 14 trenches;
- strap conductive material disposed in said trenches to a level above said
- bottom surface of said device layer, whereby said strap conductive material
- makes electrical contact with said bottom surface to form said buried
- 18 straps;

top insulating material having a top insulator thickness extending up to a surface of said device layer in said trenches above said strap conductive material, whereby said top insulator thickness is approximately equal to said device layer thickness; and

a set of isolating trenches extending through said device layer and said array insulating layer outside said trenches and said cell pass transistors, to a depth of at least said bottom of said buried straps, whereby only that portion of said buried strap inside said trenches and underneath said transistors remains and said buried straps are isolated from corresponding buried straps in adjacent cells by said isolating trenches;

a set of horizontal cell pass transistors in said device layer having cell electrodes, transistor gates disposed above said device layer and connected to a first subset of interconnect lines and internal electrodes in contact with said buried straps through said contact area and separated from an adjacent trench by said isolating trenches.

- 1 17. (New) An integrated circuit according to claim 16, further
- 2 comprising:

23

24

25

26

27

28

29

30

31

32

33

- a first subset of interconnect lines contacting transistor gates in said first
- 4 subset of cells and extending over trenches in said second subset of cells,
- 5 said first subset of interconnect lines passing over and being separated
- 6 vertically from said buried straps in said second subset of cells by said top
- 7 insulator thickness; and
- 8 a second subset of interconnect lines contacting transistor gates in said
- 9 second subset of cells and extending over trenches in said first subset of
- 10 cells, said second subset of interconnect lines being separated vertically
- from said buried straps in said first subset of cells by said top insulator
- 12 thickness.
 - 1 18. (New) An integrated circuit according to claim 16, in which said
 - 2 strap conductive material in said trenches is disposed only below said
 - 3 bottom surface of said device layer, whereby said strap conductive material
 - 4 makes contact with said device layer only on said bottom surface and said
 - 5 top insulating material has a top insulator thickness greater than said
 - 6 device layer thickness.
 - 1 19. (New) An integrated circuit having a device layer of semiconductor
 - with a device layer thickness of less than 100nm above an array insulating
 - 3 layer and containing an array of DRAM cells disposed in a first subset of

- 4 DRAM cells and a second subset of DRAM cells, including a trench
- 5 capacitor formed at an edge of said DRAM cells and connected by a buried
- 6 strap to a horizontal pass transistor formed in said device layer and
- 7 displaced laterally from said trench capacitor, said array of DRAM cells
- 8 having at least some pairs of cells having a trench capacitor in a first cell
- 9 separated by a portion of material from a corresponding trench capacitor in
- an adjacent cell, comprising:
- said set of trench capacitors extending trenches through said device layer
- and array insulating layer and having center electrodes extending below a
- bottom surface of said device layer and insulated by a capacitor insulator;
- 14 a conformal liner of conductive material disposed in said trenches to a
- level above said bottom surface of said device layer, whereby said liner of
- 16 conductive material makes electrical contact with a bottom surface of said
- device layer at the location where said buried strap meets said buried
- 18 surface;
- strap conductive material disposed in said trenches to a level above said
- 20 bottom surface of said device layer, whereby said strap conductive material
- 21 makes electrical contact with said bottom surface to form said buried
- 22 straps;

top insulating material having a top insulator thickness extending up to a surface of said device layer in said trenches above said strap conductive material, whereby said top insulator thickness is approximately equal to said device layer thickness; and

a set of isolating trenches extending through said device layer and said array insulating layer outside said trenches and said cell pass transistors, to a depth of at least said bottom of said buried straps, said isolating trenches being filled with an isolating material, whereby only that portion of said buried strap inside said trenches and underneath said transistors remains and said buried straps are isolated from corresponding buried straps in adjacent cells by said isolating material, and whereby said pairs of cells having a trench capacitor in a first cell separated by a portion of material from a corresponding trench capacitor in an adjacent cell are separated by said isolating material, so that the space available for passing wordlines comprises top insulators in said pairs of cells and said isolating trench;

a set of horizontal cell pass transistors in said device layer having cell electrodes, transistor gates disposed above said device layer and connected to a first subset of interconnect lines and internal electrodes in contact with said buried straps through said contact area and separated from an adjacent trench by said isolating trenches.

- 1 20. (New) An integrated circuit according to claim 19, further
- 2 comprising strap conductive material disposed in said trenches to a level
- 3 below said bottom surface of said device layer, whereby said strap
- 4 conductive material makes contact with said device layer only on said
- 5 bottom surface and said top insulating material has a top insulator
- 6 thickness greater than said device layer thickness.
- 1 21. (New) An integrated circuit according to claim 19, further
- 2 comprising:
- a first set of wordlines contacting transistor gates in said first subset of
- 4 cells and extending as passing wordlines over trenches in said second
- 5 subset of cells, said first set of wordlines passing over and being separated
- 6 vertically from said buried straps in said second subset of cells by said top
- 7 insulator thickness; and
- 8 a second set of wordlines contacting transistor gates in said second subset
- 9 of cells and extending as passing wordlines over trenches in said first
- subset of cells, said second set of wordlines being separated vertically
- from said buried straps in said first subset of cells by said top insulator
- 12 thickness.